


Dual N- and P-Channel 30-V (D-S)

GENERAL DESCRIPTION

The ME4548 is the dual N- and P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



Ordering Information: ME4548 (Pb-free)


ME4548-G (Green product-Halogen free)

FEATURES


- $R_{DS(ON)} \leq 18 \text{ m}\Omega @ V_{GS}=10\text{V (N-Ch)}$
- $R_{DS(ON)} \leq 29 \text{ m}\Omega @ V_{GS}=4.5\text{V(N-Ch)}$
- $R_{DS(ON)} \leq 22\text{m}\Omega @ V_{GS}=-10\text{V(P-Ch)}$
- $R_{DS(ON)} \leq 30 \text{ m}\Omega @ V_{GS}=-4.5\text{V(P-Ch)}$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switching
- LCD Display inverter



N-Channel MOSFET



P-Channel MOSFET

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	N-Channel Maximum Ratings	P-Channel Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	30	-30	V
Gate-Source Voltage	V_{GS}	± 20	± 20	V
Continuous Drain Current*	I_D	$T_A=25^\circ\text{C}$ 8.3	$T_A=25^\circ\text{C}$ -7.3	A
		$T_A=70^\circ\text{C}$ 6.6	$T_A=70^\circ\text{C}$ -5.8	
Pulsed Drain Current	I_{DM}	33	-29	A
Maximum Power Dissipation*	P_D	$T_A=25^\circ\text{C}$ 2	$T_A=25^\circ\text{C}$ 2	W
		$T_A=70^\circ\text{C}$ 1.28	$T_A=70^\circ\text{C}$ 1.28	
Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	62.5		$^\circ\text{C/W}$

*The device mounted on 1in² FR4 board with 2 oz copper

DCC
正式發行

Dual N- and P-Channel 30-V (D-S)
Electrical Characteristics ($T_J = 25^\circ\text{C}$ Unless Otherwise Specified)

Symbol	Parameter	Limit		Min	Typ	Max	Unit
STATIC							
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$ $V_{GS}=0V, I_D=-250\mu A$	N-Ch P-Ch	30 -30			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$ $V_{DS}=V_{GS}, I_D=-250\mu A$	N-Ch P-Ch	1.0 -1.0		2.5 -2.5	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$ $V_{DS}=0V, V_{GS}=\pm 20V$	N-Ch P-Ch			± 100 ± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=24V, V_{GS}=0V$ $V_{DS}=-24V, V_{GS}=0V$	N-Ch P-Ch			1 -1	μA
$R_{DS(ON)}$	Drain-Source on-State Resistance ^a	$V_{GS}=10V, I_D=8.1A$	N-Ch		15	18	m Ω
		$V_{GS}=-10V, I_D=-7.1A$	P-Ch		17	22	
		$V_{GS}=4.5V, I_D=6A$ $V_{GS}=-4.5V, I_D=-5.6A$	N-Ch P-Ch		21 21	29 30	
V_{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$ $I_S=-1A, V_{GS}=0V$	N-Ch P-Ch		0.75 -0.7	1 -1	V
DYNAMIC							
Q_g	Total Gate Charge	N-Channel $V_{DS}=15V, V_{GS}=10V, I_D=8.1A$ P-Channel $V_{DS}=-15V, V_{GS}=-10V, I_D=-7.1A$	N-Ch P-Ch		16.6 31.7		nC
Q_{gs}	Gate-Source Charge		N-Ch P-Ch		3.8 5.6		
Q_{gd}	Gate-Drain Charge		N-Ch P-Ch		3.4 6.3		
C_{iss}	Input Capacitance	N-Channel $V_{DS}=15V, V_{GS}=0V, f=1MHz$ P-Channel $V_{DS}=-15V, V_{GS}=0V, f=1MHz$	N-Ch P-Ch		502 892		pF
C_{oss}	Output Capacitance		N-Ch P-Ch		81 188		
C_{rss}	Reverse Transfer Capacitance		N-Ch P-Ch		59 133		
$t_{d(on)}$	Turn-On Delay Time	N-Channel $V_{DD}=25V, R_L=25\Omega$ $I_D=1A, V_{GS}=10V, R_G=6\Omega$ P-Channel $V_{DD}=-15V, R_L=15\Omega$ $I_D=-1A, V_{GS}=-10V, R_G=6\Omega$	N-Ch P-Ch		11.1 43.4		ns
t_r	Turn-On Rise Time		N-Ch P-Ch		9.8 21.1		
$t_{d(off)}$	Turn-Off Delay Time		N-Ch P-Ch		32.9 92.6		
t_f	Turn-Off Fall Time		N-Ch P-Ch		4.5 20		







Notes: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

Dual N- and P-Channel 30-V (D-S)

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)





N-CHANNEL



Dual N- and P-Channel 30-V (D-S)

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)







N-CHANNEL



Dual N- and P-Channel 30-V (D-S)

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)





P-CHANNEL






Dual N- and P-Channel 30-V (D-S)

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)

P-CHANNEL



SOP-8 Package Outline



Symbol	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.31	0.51
C	0.17	0.25
D	4.80	5.10
E	3.80	4.30
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.27
θ	0°	8°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.